mirror of
https://github.com/hanwckf/immortalwrt-mt798x.git
synced 2025-01-10 11:09:57 +08:00
55 lines
1.5 KiB
Diff
55 lines
1.5 KiB
Diff
From 5fa21c1354c93cb9fe8239545b17eee46e39dd69 Mon Sep 17 00:00:00 2001
|
|
From: Chen-Yu Tsai <wens@csie.org>
|
|
Date: Sat, 18 Jul 2020 00:00:49 +0800
|
|
Subject: [PATCH] arm64: dts: allwinner: h5: Add clock to CPU cores
|
|
|
|
The ARM CPU cores are fed by the CPU clock from the CCU. Add a
|
|
reference to the clock for each CPU core, along with the clock
|
|
transition latency.
|
|
|
|
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
|
|
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
|
|
Link: https://lore.kernel.org/r/20200717160053.31191-5-wens@kernel.org
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 8 ++++++++
|
|
1 file changed, 8 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi
|
|
@@ -52,6 +52,8 @@
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
enable-method = "psci";
|
|
+ clocks = <&ccu CLK_CPUX>;
|
|
+ clock-latency-ns = <244144>; /* 8 32k periods */
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
@@ -59,6 +61,8 @@
|
|
device_type = "cpu";
|
|
reg = <1>;
|
|
enable-method = "psci";
|
|
+ clocks = <&ccu CLK_CPUX>;
|
|
+ clock-latency-ns = <244144>; /* 8 32k periods */
|
|
};
|
|
|
|
cpu2: cpu@2 {
|
|
@@ -66,6 +70,8 @@
|
|
device_type = "cpu";
|
|
reg = <2>;
|
|
enable-method = "psci";
|
|
+ clocks = <&ccu CLK_CPUX>;
|
|
+ clock-latency-ns = <244144>; /* 8 32k periods */
|
|
};
|
|
|
|
cpu3: cpu@3 {
|
|
@@ -73,6 +79,8 @@
|
|
device_type = "cpu";
|
|
reg = <3>;
|
|
enable-method = "psci";
|
|
+ clocks = <&ccu CLK_CPUX>;
|
|
+ clock-latency-ns = <244144>; /* 8 32k periods */
|
|
};
|
|
};
|
|
|