mirror of
https://github.com/hanwckf/immortalwrt-mt798x.git
synced 2025-01-10 11:09:57 +08:00
67 lines
1.8 KiB
Diff
67 lines
1.8 KiB
Diff
From 7ad9f3d0cb2f2b886c068f99e791bd41ceb0677a Mon Sep 17 00:00:00 2001
|
|
From: Ondrej Jirman <megous@megous.com>
|
|
Date: Mon, 24 Feb 2020 17:54:46 +0100
|
|
Subject: [PATCH] ARM: dts: sun8i-h3: Add thermal trip points/cooling maps
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
This enables passive cooling by down-regulating CPU voltage
|
|
and frequency.
|
|
|
|
For trip points, I used a slightly lowered values from the BSP
|
|
code. The critical temperature of 110°C from BSP code seemed
|
|
like a lot, so I rounded it off to 100°C.
|
|
|
|
The critical trip point value is 30°C above the maximum recommended
|
|
ambient temperature (70°C) for the SoC from the datasheet, so there's
|
|
some headroom even at such a high ambient temperature.
|
|
|
|
Signed-off-by: Ondrej Jirman <megous@megous.com>
|
|
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
|
|
---
|
|
arch/arm/boot/dts/sun8i-h3.dtsi | 25 +++++++++++++++++++++++++
|
|
1 file changed, 25 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
|
|
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
|
|
@@ -41,6 +41,7 @@
|
|
*/
|
|
|
|
#include "sunxi-h3-h5.dtsi"
|
|
+#include <dt-bindings/thermal/thermal.h>
|
|
|
|
/ {
|
|
cpu0_opp_table: opp_table0 {
|
|
@@ -205,6 +206,30 @@
|
|
polling-delay-passive = <0>;
|
|
polling-delay = <0>;
|
|
thermal-sensors = <&ths 0>;
|
|
+
|
|
+ trips {
|
|
+ cpu_hot: cpu-hot {
|
|
+ temperature = <80000>;
|
|
+ hysteresis = <2000>;
|
|
+ type = "passive";
|
|
+ };
|
|
+
|
|
+ cpu_very_hot: cpu-very-hot {
|
|
+ temperature = <100000>;
|
|
+ hysteresis = <0>;
|
|
+ type = "critical";
|
|
+ };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ cpu-hot-limit {
|
|
+ trip = <&cpu_hot>;
|
|
+ cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
+ <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
+ <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
|
|
+ <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
+ };
|
|
+ };
|
|
};
|
|
};
|
|
};
|